A 0.31-1 GHz Fast-Corrected Duty-Cycle Corrector With Successive Approximation Register for DDR DRAM Applications.

Published in: IEEE Trans. Very Large Scale Integr. Syst. (2012)

Keyphrases