An all-digital phase-locked loop (ADPLL)-based clock recovery circuit.

Terng-Yin Hsu Bai-Jue Shieh Chen-Yi Lee

Published in: IEEE J. Solid State Circuits (1999)

Keyphrases

phase locked loop
multipath
high voltage
high speed
data streams
power consumption
image recovery
duty cycle
recovery algorithm
normal operation