Login / Signup

A routability and performance driven technology mapping algorithm for LUT based FPGA designs.

Chi-Chou KaoYen-Tai Lai
Published in: ISCAS (1) (1999)
Keyphrases