A 3 GHz Fractional All-Digital PLL With a 1.8 MHz Bandwidth Implementing Spur Reduction Techniques.

Published in: IEEE J. Solid State Circuits (2009)

Keyphrases