Reducing the Interconnection Network Cost of Chip Multiprocessors.

Pablo Abad Fidalgo Valentin Puente José-Ángel Gregorio

Published in: NOCS (2008)

Keyphrases

interconnection networks
fault tolerant
low cost
high speed
multithreading
parallel algorithm
multistage