Architectural synthesis of DSP circuits under simultaneous error and time constraints.

Gabriel Caffarena Carlos Carreras

Published in: VLSI-SoC (2010)

Keyphrases

high speed
logic synthesis
signal processing
high level
constraint satisfaction
data sets
error rate
resource constraints
linear constraints
digital signal processing
learning algorithm
software architecture
analog circuits
quantum computing