An Efficient Constant Multiplier Architecture Based on Vertical-Horizontal Binary Common Sub-expression Elimination Algorithm for Reconfigurable FIR Filter Synthesis.
Indranil HataiIndrajit ChakrabartiSwapna BanerjeePublished in: IEEE Trans. Circuits Syst. I Regul. Pap. (2015)