Sign in
Multi Replica Bitline Delay Technique for Variation Tolerant Timing of SRAM Sense Amplifiers.
Samira Ataei
James E. Stine
Published in:
ACM Great Lakes Symposium on VLSI (2015)
Keyphrases
</>
load balancing
power consumption
artificial intelligence
real time
high speed