23.5 A 4Gb LPDDR2 STT-MRAM with compact 9F2 1T1MTJ cell and hierarchical bitline architecture.
Kwangmyoung RhoKenji TsuchidaDongkeun KimYutaka ShiraiJihyae BaeTsuneo InabaHiromi NoroHyunin MoonSungwoong ChungKazumasa SunouchiJinwon ParkKiseon ParkAkihito YamamotoSeoungju ChungHyeongon KimHisato OyamatsuJonghoon OhPublished in: ISSCC (2017)