Login / Signup
RISC-V Half Precision Floating Point Instruction Set Extensions and Co-processor.
Aneesh Raveendran
Sandra Jean
J. Mervin
Vivian Desalphine
A. David Selvakumar
Published in:
VDAT (2019)
Keyphrases
</>
instruction set
floating point
instruction set architecture
fixed point
floating point arithmetic
level parallelism
ibm power processor
artificial intelligence
data processing
efficient implementation
embedded systems
application specific
computer architecture
memory subsystem