• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

A 2.5-GHz DDFS-PLL With 1.8-MHz Bandwidth in 0.35-µm CMOS.

Andrea BonfantiDavide De CaroAlfio Dario GrassoSalvatore PennisiCarlo SamoriAntonio G. M. Strollo
Published in: IEEE J. Solid State Circuits (2008)
Keyphrases