Login / Signup
Regularity-Aware Routability-Driven Macro Placement Methodology for Mixed-Size Circuits With Obstacles.
Jai-Ming Lin
You-Lun Deng
Szu-Ting Li
Bo-Heng Yu
Li-Yen Chang
Te-Wei Peng
Published in:
IEEE Trans. Very Large Scale Integr. Syst. (2019)
Keyphrases
</>
data driven
real world
high speed
window size
chip design
case study
artificial neural networks
small size