Login / Signup

A PVT Tolerant STM-16 Clock-and-Data Recovery LSI Using an On-Chip Loop-Gain Variation Compensation Architecture in 0.20-µm CMOS/SOI.

Yusuke OhtomoHiroshi KoizumiKazuyoshi NishimuraMasafumi Nogawa
Published in: IEICE Trans. Electron. (2008)
Keyphrases
  • data sources
  • high speed
  • data sets
  • analog vlsi
  • database
  • low cost
  • data mining
  • training data
  • knowledge discovery
  • low power