Impact of Write Pulse and Process Variation on 22 nm FinFET-Based STT-RAM Design: A Device-Architecture Co-Optimization Approach.

Published in: IEEE Trans. Multi Scale Comput. Syst. (2015)

Keyphrases