Login / Signup

Synthesizing multiplier in reversible logic.

Sebastian OffermannRobert WilleGerhard W. DueckRolf Drechsler
Published in: DDECS (2010)
Keyphrases