Thermal Switching Error Versus Delay Tradeoffs in Clocked QCA Circuits.

Sanjukta Bhanja Sudeep Sarkar

Published in: IEEE Trans. Very Large Scale Integr. Syst. (2008)

Keyphrases

power dissipation
low power
cmos technology
power consumption
tunnel diode
high speed
low cost
logic circuits
error rate
cellular automata
digital signal processing
infrared
chip design
relative error
error analysis
signal processing
error bounds
power plant
image processing
analog circuits
data sets