Circuit delay variability due to wire resistance evolution under AC electromigration.

Vivek Mishra Sachin S. Sapatnekar

Published in: IRPS (2015)

Keyphrases

power dissipation
temporal evolution
high speed
digital circuits
database
learning algorithm
case study
intra class
circuit design
digital signal processing
logic circuits
electronic circuits