Login / Signup

An efficient test relaxation technique for combinational circuits based on critical path tracing.

Aiman El-MalehAli Al-Suwaiyan
Published in: ICECS (2002)
Keyphrases
  • critical path
  • job shop scheduling problem
  • asynchronous circuits
  • logic circuits
  • neural network
  • probabilistic model
  • built in self test