On Current Testing of Josephson Logic Circuits Using the 4JL Gate Family.

Teruhiko Yamada Tsuyoshi Sasaki

Published in: Asian Test Symposium (1996)

Keyphrases

logic circuits
low power
functional decomposition
logic synthesis
gate array
neural network
high speed
power consumption
tunnel diode
image processing
pattern recognition
low cost
image analysis