Scalable Resonant Power Clock Generation for Adiabatic Logic Design.

Ragh Kuttappa Leo Filippini Nicholas Sica Baris Taskin

Published in: ISVLSI (2021)

Keyphrases

power consumption
chip design
engineering design
case study
database
building blocks
design process
computer aided
design principles