A BIST Scheme for On-Chip ADC and DAC Testing.

Jiun-Lang Huang Chee-Kian Ong Kwang-Ting Cheng

Published in: DATE (2000)

Keyphrases

low cost
single chip
vlsi implementation
high speed
detection scheme
neural network
real time
evolutionary algorithm
test data
power consumption