Explicit layout pattern density controlling based on transistor-array-style.

Chao Geng Bo Liu Shigetoshi Nakatake

Published in: MWSCAS (2017)

Keyphrases

pattern matching
high speed
multiscale
integrated circuit
pattern discovery
programmable logic
database
case study
bayesian networks
layout design
content addressable memory