Low-voltage limitations of memory-rich nano-scale CMOS LSIs.

Kiyoo Itoh Masashi Horiguchi Masanao Yamaoka

Published in: ESSCIRC (2007)

Keyphrases

low voltage
nano scale
random access memory
power line
design considerations
cmos technology
power management
computer vision