Login / Signup

1-Tbyte/s 1-Gbit DRAM Architecture Using 3-D Interconnect for High-Throughput Computing.

Tomonori SekiguchiKazuo OnoAkira KotabeYoshimitsu Yanagawa
Published in: IEEE J. Solid State Circuits (2011)
Keyphrases