Login / Signup
19.7 A 65nm CMOS ADPLL with 360µW 1.6ps-INL SS-ADC-based period-detection-free TDC.
Akihide Sai
Satoshi Kondo
Tuan Thanh Ta
Hidenori Okuni
Masanori Furuta
Tetsuro Itakura
Published in:
ISSCC (2016)
Keyphrases
</>
user friendly
detection algorithm
detection rate
detection method
automatic detection
false positives
high speed
power consumption
low cost
low power
silicon on insulator
wireless sensor networks
power supply