An FPGA co-processor for adaptive lane departure warning system.

Wei Wang Xinming Huang

Published in: ISCAS (2013)

Keyphrases

lane departure
high speed
single chip
lane detection
parallel architecture
low cost
real time
gate array
mobile robot