Influences of the Source and Drain Resistance of the MOSFETs on the Single Event Upset Hardness of SRAM cells.