Synthesis and Optimization of Multilevel Logic under Timing Constraints.

Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (1986)

Keyphrases