Login / Signup
Design of CMOS current-mode multiplier-divider circuit for type-2 FLC applications.
Rodrigo Bispo dos Santos
Paloma M. S. Rocha Rizol
Leonardo Mesquita
Published in:
LASCAS (2015)
Keyphrases
</>
circuit design
low voltage
high speed
cmos technology
design process
digital circuits
power dissipation
electronic circuits
design methodology
current status
design considerations
vlsi circuits
delay insensitive
case study
floating point
particle swarm optimization
control system
user interface