A design methodology and various performance and fabrication metrics evaluation of 3D Network-on-Chip with multiplexed Through-Silicon Vias.
Mostafa SaidAhmed ShalabyFarhad MehdipourMorteza Biglari-AbhariMohamed El-SayedPublished in: Microprocess. Microsystems (2016)