A Computationally Efficient Reconfigurable Constant Multiplication Architecture Based on CSD Decoded Vertical-Horizontal Common Sub-Expression Elimination Algorithm.

Published in: IEEE Trans. Circuits Syst. I Regul. Pap. (2018)

Keyphrases