Login / Signup
A 3.8mW 8b 1GS/s 2b/cycle interleaving SAR ADC with compact DAC structure.
Chi-Hang Chan
Yan Zhu
Sai-Weng Sin
Seng-Pan U
Rui Paulo Martins
Published in:
VLSIC (2012)
Keyphrases
</>
power consumption
structural information
real time
neural network
e learning
website
parameter estimation
low power
synthetic aperture radar