Arithmetic built-in self test for high-level synthesis.

Nilanjan Mukherjee H. Kassab Janusz Rajski Jerzy Tyszer

Published in: VTS (1995)

Keyphrases

high level synthesis
built in self test
parallel architecture
design space exploration
integrated circuit
arithmetic operations
floating point
bayesian networks