Comparison of Trace-Port-Designs for On-Chip-Instruction-Trace.

Kai-Uwe Irrgang Rainer G. Spallek

Published in: IEEE GSC (2012)

Keyphrases

low cost
level parallelism
learning process
high speed
instructional design
high density
analog vlsi