Login / Signup

A 15-b 40-MS/s CMOS pipelined analog-to-digital converter with digital background calibration.

Hung-Chih LiuZwei-Mei LeeJieh-Tsorng Wu
Published in: IEEE J. Solid State Circuits (2005)
Keyphrases
  • analog to digital converter
  • delta sigma
  • mixed signal
  • image sensor
  • camera calibration
  • cmos image sensor
  • low power
  • multi channel
  • data flow
  • high resolution
  • low cost
  • image compression