Login / Signup

Virtual reconfigurable scan-chains on FPGAs for optimized board test.

Igor AleksejevSergei DevadzeArtur JutmanKonstantin Shibin
Published in: LATS (2015)
Keyphrases