A pipelined clock-delayed domino carry-lookahead adder.

Bhushan A. Shinkre James E. Stine

Published in: ACM Great Lakes Symposium on VLSI (2003)

Keyphrases

data flow
high speed
power consumption
linear array
greedy search
duty cycle
machine learning
high level
database systems
special case
power dissipation
logic circuits