Login / Signup

Design of a 3-bit Booth recoded novel VLSI concurrent multiplier-accumulator architecture.

D. V. PoornaiahP. V. Ananda Mohan
Published in: VLSI Design (1995)
Keyphrases