select gate array architecture for multilevel NAND flash memories.

Ken Takeuchi Tomoharu Tanaka Hiroshi Nakamura

Published in: IEEE J. Solid State Circuits (1996)

Keyphrases

gate array
associative memory
management system
software architecture
content addressable
low power
knowledge base
data flow
design methodology
low cost
selection algorithm
network architecture