Sign in

Integration of High-Level Modeling, Formal Verification, and High-Level Synthesis in ATM Switch Design.

Sreeranga P. RajanMasahiro Fujita
Published in: VLSI Design (1998)
Keyphrases
  • formal verification
  • high level synthesis
  • high level
  • functional verification
  • low level
  • model checking
  • real world
  • user interface
  • modeling language
  • image processing
  • case study
  • object oriented