High-speed binary coded decimal digit multipliers with multiple error detection.

Zahra Yazdanian Amiri Mojtaba Valinataj

Published in: Integr. (2023)

Keyphrases

error detection
high speed
error correction
error correcting
low power
error recovery
fault tolerance
non binary