Login / Signup

A hierarchical switch matrix and interconnect resources test in Virtex-5 FPGA.

Aiwu RuanW. TianB. NiK. Wu
Published in: ISIC (2014)
Keyphrases