Early planning for RT-level delay insertion during clock skew-aware register binding.

Keisuke Inoue Mineo Kaneko

Published in: VLSI-SoC (2011)

Keyphrases

high speed
decision support
power consumption
neural network
higher level
heuristic search
levels of abstraction
goal oriented
information retrieval
case study
high level
decision theoretic
mixed initiative