Login / Signup
New systolic array processor architecture for simultaneous discrete convolution of an image plane with multiple filter coefficient sets.
Albert T. Wong
J. Robert Heath
Michael Lhamon
Published in:
J. Electronic Imaging (2007)
Keyphrases
</>
array processor
mesh connected
scan line
semantic network
processor array
search engine
image processing
noise reduction
computer vision
lightweight
fir filters
convolution kernel