Login / Signup
A 1-2 GHz Computational-Locking ADPLL With Sub-20-Cycle Locktime Across PVT Variation.
Fahim ur Rahman
Greg Taylor
Visvesh Sathe
Published in:
IEEE J. Solid State Circuits (2019)
Keyphrases
</>
user friendly
neural network
database systems
data sets
concurrency control
computational models
transaction processing