Login / Signup

A Merged Synthesis Technique for Fast Arithmetic Blocks Involving Sum-of-Products and Shifters.

Sabyasachi DasSunil P. Khatri
Published in: VLSI Design (2008)
Keyphrases