LC-TSL: A low-cost triple-node-upset self-recovery latch design based on heterogeneous elements for 22 nm CMOS.
Zhengfeng HuangShangjie PanHao WangHuaguo LiangTianming NiPublished in: Microelectron. J. (2021)
Keyphrases
- low cost
- low power
- single chip
- power consumption
- cmos technology
- low power consumption
- database
- design process
- design methodology
- case study
- metal oxide semiconductor
- high speed
- engineering design
- nm technology
- hardware and software
- building blocks
- knowledge based systems
- real time
- digital camera
- low voltage
- chip design
- image sequences