Login / Signup
Ultra low-power array processor propagation circuit arrangement.
Ari Paasio
Published in:
ISCAS (2016)
Keyphrases
</>
array processor
ultra low power
semantic network
scan line
low power
mesh connected
high speed
cmos technology
dynamic programming
machine learning
reinforcement learning
domain specific
power dissipation