• search
    search
  • reviewers
    reviewers
  • feeds
    feeds
  • assignments
    assignments
  • settings
  • logout

Accurate Rank Ordering of Error Candidates for Efficient HDL Design Debugging.

Tai-Ying JiangChien-Nan Jimmy LiuJing-Yang Jou
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2009)
Keyphrases