Login / Signup

A four-bit full adder implemented on fast SiGe FPGAs with novel power control scheme.

Kuan ZhouMichael ChuChao YouJong-Ru Guo ChannakeshavJohn MayegaJohn F. McDonaldRussell P. KraftBryan S. Goda
Published in: FPGA (2003)
Keyphrases